

# Bodo's Power Systems®

## Powering the Future: 8<sup>th</sup> Generation Si IGBT Chips in Innovative LV100 Packages

*In power electronics, Insulated Gate Bipolar Transistor (IGBT) technology is crucial for high-efficiency in high-power applications especially where the blocking voltages are above 600 V. Mitsubishi Electric's 8<sup>th</sup> generation IGBT chips in the innovative LV100 package promise superior performance and reliability, making them essential for renewable applications.*

*By Narender Lakshmanan, Eugen Stumpf, Mitsubishi Electric Europe B.V., Ratingen, Germany  
Daichi Otori, Mitsubishi Electric Corporation, Fukuoka, Japan*

### Introduction

The renewable energy sectors, such as photovoltaic (PV) and energy storage systems (ESS), have grown significantly to combat global warming, driving up the demand for power semiconductors. The demand for inverters with high power ratings are increasing. Engineers must design high-power systems within a limited space, necessitating IGBT modules that deliver higher output power while maintaining established package sizes. The Low Voltage Directive 2014/35/EU allows a voltage level of up to 1500 V DC for "low voltage" applications. The 1200V-class IGBT power modules are vital in these systems as it is possible to develop a 3L-ANPC (three-level Active Neutral Point Clamped) topology to address the requirement of DC-Link voltages of up to 1500V.

Increasing the power density per power module is considered as an important target for achieving higher output currents while using the 1200V IGBT modules especially for high power solar or energy storage converters requiring the 3L-ANPC topology where there are certain cost implications for the efforts needed for cooling. This requires reducing electrical losses to optimize efficiency and improving heat dissipation to operate at higher power levels without overheating, ensuring reliability and performance.

### Performance Estimation and Design Targets:




Figure 1: The power loss distribution by using of conventional 1200V-class module. Conditions:  $T_{vj}=150\text{ }^\circ\text{C}$ ,  $V_{cc}=750\text{ V}$ ,  $M=0.75$ ,  $PF=1$ ,  $f_c=3\text{ kHz}$ ,  $f_o=50\text{ Hz}$ , 3-level A-NPC topology

Figure 1 illustrates the normalized ratio of calculated conduction and switching losses for the 7<sup>th</sup> generation 1200A/ 1200V rated IGBT product in an LV100 package consider the 3L-ANPC topology. In the figure, conduction losses and switching losses are referred to as "DC" and "SW" respectively.

It can be observed that the losses are dominated by the DC power losses. This is true for both, IGBT and diode, and for all devices: outer, inner, and neutral. Additionally, the turn-on switching power loss ratio is particularly pronounced in the outer devices. Therefore, targeted reductions in IGBT DC power losses, diode DC power losses, and turn-on switching power losses are critical for minimizing total power losses within the system.

Reducing these specific power losses can substantially enhance the overall system efficiency. The high DC power loss rates in the IGBT and diode suggest that optimization in these components could yield significant performance improvements. Similarly, addressing the elevated turn-on switching power losses at the outer devices can further contribute to a decrease in total power dissipation, thereby enhancing the module's operational efficiency and reliability.




Figure 2: Chip cross section of 7<sup>th</sup> generation CSTBT™ (top) vs. 8<sup>th</sup> generation CSTBT™ (bottom)

**The 8<sup>th</sup> Generation Chip Technology – Key Features:**

The 8<sup>th</sup> generation chips primarily utilize the Split-Dummy-Active (SDA) gate structure and the Controlling-Charge-Carrier-Plasma-Layer (CPL) structure. These advanced technologies are described in this article in detail.

In Figures 2, schematic cross-sectional views of the 7<sup>th</sup> generation and the 8<sup>th</sup> generation involving SDA and CPL is presented.

Turn-on switching power loss in IGBT modules can be reduced through high-speed switching, but this results in high reverse recovery  $dv/dt$ , which generates EMI and stresses motor insulation. To manage this, gate resistance ( $R_G$ ) is typically increased, but this also increases switching power losses. Therefore, reducing reverse recovery  $dv/dt$  without increasing  $R_G$  is crucial.

The 8<sup>th</sup> generation uses SDA trenches instead of dummy trenches. In SDA trenches, the upper electrode connects to the emitter and the lower electrode to the gate. Additionally, a CPL structure is applied to the backside buffer.




Figure 3: Chip characteristics. Emitter current dependence of recovery  $dv/dt$ . 0-100% area on top; 0-2% area on bottom




Figure 4: Turn-off waveforms of the IGBTs with and without CPL. Condition :  $T_{vj}=150\text{ }^\circ\text{C}$ ,  $V_{cc}=750\text{ V}$ ,  $V_{GE}=15\text{ V}$ ,  $R_G=1.6\text{ }\Omega$ ,  $I_C=\text{rated current}$

Figure 3 depict the emitter current ( $I_E$ ) dependence of reverse recovery  $dv/dt$  for both generations. The SDA structure increases gate-collector capacitance ( $C_{GC}$ ) without affecting gate-emitter capacitance ( $C_{GE}$ ), effectively reducing recovery  $dv/dt$  at low currents without impacting high currents. This is critical as reverse recovery  $dv/dt$  is typically highest at low collector currents.

DC and switching power losses can be reduced by decreasing chip thickness, but this must be balanced with breakdown voltage considerations. During high  $di/dt$  turn-off operations, excessive  $V_{CE}$  surge voltage can destroy the IGBT. Suppressing the turn-off  $V_{CE}$  surge voltage is essential for reducing chip thickness and enabling high  $di/dt$  operation.

The 8<sup>th</sup> generation IGBT uses an optimized backside buffer with a Controlling Charge Carrier Plasma Layer CPL structure. The CPL structure enhances turn-off softness by managing the distribution of charge carriers during turn-off, thereby reducing peak  $V_{CE}$  surge voltage and oscillations. Figure 4 illustrates that the IGBT with CPL suppresses turn-off  $V_{CE}$  surge voltage below the 1200V rating, unlike the sharp surge observed in IGBTs without CPL.

This improved design allows for higher  $di/dt$  turn-off operations, reduced chip thickness, and consequently lower power losses, making the 8<sup>th</sup> generation IGBT more efficient and reliable.

In the following a benchmark is performed to quantify the advantages of the 8<sup>th</sup> generation chips and its advanced technologies, including the SDA gate structure and the CPL.

**The 8<sup>th</sup> Generation Chip Technology – Performance Benchmarking:**





Rated:1200V	7 <sup>th</sup> gen.	8 <sup>th</sup> gen.
<b>IGBT area</b>		 +39%
<b>IGBT <math>R_{th(j-c)}</math></b>	1.0	0.75
<b>diode area</b>		 +18%
<b>diode <math>R_{th(j-c)}</math></b>	1.0	0.86

Figure 5: 1200V-class chip area and  $R_{th(j-c)}$

Figure 5 illustrates the chip areas and a normalized comparison of junction-case thermal resistance ( $R_{th(j-c)}$ ). The 8<sup>th</sup> generation 1200V-class chips are optimized for the LV100-package chip mounting areas. By increasing the IGBT chip area by 39% compared to the 7<sup>th</sup> generation, the 8<sup>th</sup> generation IGBT significantly reduces  $R_{th(j-c)}$  and DC power loss.




Figure 6: Output power comparison. Condition :  $T_{vj}=150\text{ }^\circ\text{C}$ ,  $V_{cc}=750\text{ V}$ ,  $M=0.75$ ,  $PF=1$ ,  $f_o=50\text{ Hz}$ , forced air cooling,  $T_a=40\text{ }^\circ\text{C}$ , 3-level A-NPC topology

The 8<sup>th</sup> generation diode, optimized for loss trade-offs and chip thickness, also benefits from an 18% larger chip area compared to its predecessor. This expansion reduces both,  $R_{th(j-c)}$  and DC power loss. Additionally, the internal design of the LV100-package has been optimized to maximize the chip mounting area for the 8<sup>th</sup> generation IGBT modules.

As result of above innovative steps, Figure 6 illustrates the relationship between carrier frequency ( $f_c$ ) and output current ( $I_{out}$ ) of the IGBT modules. The horizontal axis represents  $f_c$ , while the vertical axis shows the running value of  $I_{out}$ . The results indicate that the 8th generation IGBT module can achieve approximately 25% more output power compared to conventional modules. Alternatively, carrier frequency could be increased from 2.7 kHz to 4.4 kHz for same output power.

#### Summary

The 8<sup>th</sup> generation IGBT chips, utilizing advanced technologies such as the Split-Dummy-Active (SDA) gate structure and Controlling Charge Carrier Plasma Layer (CPL) structure, represent a significant leap in Si IGBT chip technology. These innovations enhance power density, reduce switching and DC power losses, and improve thermal performance.

The renewable energy sectors, particularly photovoltaic (PV) and energy storage systems (ESS), have driven increased demand for high-efficiency power semiconductors. The 1200V-class IGBT modules, crucial in these applications, benefit from higher output power capabilities while maintaining conventional package sizes. The 8<sup>th</sup> generation chips achieve this by optimizing chip thickness, enhancing the backside buffer design, and expanding chip areas within the LV100 package.

Testing has demonstrated that the 8<sup>th</sup> generation IGBT modules significantly reduce switching losses and improve thermal performance compared to previous generations. Figures show a 39% increase in IGBT chip area and an 18% increase in diode chip area, leading to reduced junction-case thermal resistance ( $R_{th(j-c)}$ ) and DC power losses. Additionally, these modules achieve approximately 25% more output power, with further potential improvements through optimized cooling and system design.

In summary, the 8<sup>th</sup> generation IGBT modules offer substantial advancements in efficiency, reliability, and power density, making them ideal for high-power applications in rapidly growing renewable energy markets.

[www.mitsubishielectric.com](http://www.mitsubishielectric.com)